Silicon Labs /SiM3_NRND /SIM3L168_A /SPI_1 /CONFIGMD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONFIGMD

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NORMAL)OPMD 0 (DISABLED)AUTONSS 0 (DISABLED)CTSEN 0 (DISABLED)FLOWMD 0 (DISABLED)ABORT 0 (DISABLED)TXONREQ 0NSSCNT0NSSDELAY0 (AUTO)TFRCNT

ABORT=DISABLED, TFRCNT=AUTO, TXONREQ=DISABLED, FLOWMD=DISABLED, CTSEN=DISABLED, OPMD=NORMAL, AUTONSS=DISABLED

Description

Mode Configuration

Fields

OPMD

Operation Mode.

0 (NORMAL): Normal mode

1 (RECEIVE): Receive only mode. See the “Metron32 modifications” section for details

2 (TRANSMIT): Transmit only – none of the incoming data is stored in the RX FIFO. See the “Metron32 modifications” section for details

3 (FLOWCONTROL): Flow control mode - See the “Metron32 modifications” section for details

AUTONSS

Auto NSS Mode.

0 (DISABLED): See the “Metron32 modifications” section for details

1 (ENABLED): See the “Metron32 modifications” section for details

CTSEN

CTS Flow Control Enable.

0 (DISABLED): See the “Metron32 modifications” section for details

1 (ENABLED): See the “Metron32 modifications” section for details

FLOWMD

Flow Control Mode.

0 (DISABLED): See the “Metron32 modifications” section for details

1 (ENABLED): See the “Metron32 modifications” section for details

ABORT

Software Abort.

0 (DISABLED): No abort

1 (ENABLED): At the end of the current datum, abort, reset the SPIEN bit and reset this bit (SPI_SOFT_DIS).

TXONREQ

Transmit On Request.

0 (DISABLED): Data upon request mode is disabled

1 (ENABLED): Data upon request mode is enabled. See the “Metron32 modifications” section for details

NSSCNT

NSS Data Count.

NSSDELAY

NSS Delay.

TFRCNT

Transfer Count.

0 (AUTO): the apb_pbyte_en[3:0] signals determine the number of bytes to push/pop

1 (TRANSFER1): A single byte is written/read to/from the TX/RX Fifo.

2 (TRANSFER2): If apb_pbyte_en[3:0] equals 1 (less than apbw, which is 1), a single byte is written/read to/from the TX/RX Fifo. If apb_pbyte_en[3:0] > 1, two bytes are written/read to/from the TX/RX fifos.

3 (TRANSFER3): If apb_pbyte_en[3:0] > 2, three bytes are written/read to/from the TX/RX fifos.nIf apb_pbyte_en[3:0] = 2, two bytes are written/read to/from the TX/RX fifos.nIf apb_pbyte_en[3:0] = 1, a single byte is written/read to/from the TX/RX fifos.

4 (TRANSFER4): If apb_pbyte_en[3:0] = 1, a single byte is written/read to/from the TX/RX fifos.nElse, If apb_pbyte_en[3:0] = 2, two bytes are written/read to/from the TX/RX fifos.nElse, If apb_pbyte_en[3:0] = 3, three bytes are written/read to/from the TX/RX fifos.nElse, four bytes are written/read to/from the TX/RX fifos.

Links

()